Abstract-Sensor arrays are a key tool in the field of neuroscience for noninvasive recording of the activity of biological networks, such as dissociated neurons or neural tissue. A high-density sensor array complementary metal-oxide-semiconductor chip is presented with 16 K pixels, a frame rate of 2 kiloframes per second, and a pitch of 7.8 m 7.8 m for imaging of neural activity. The related circuit and system issues as well as process aspects are discussed. A mismatch-canceling calibration circuitry with current mode signal representation is used. Results from first biological experiments are presented, which prove full functionality of the chip.
Today's standard tools used to characterize this parameter are patch pipettes [1] or microelectrodes [2] . An example setup is schematically sketched in Fig. 1(a) . The patch pipette (or microelectrode) penetrates the cell membrane in order to contact the intracellular volume of the cell. The cell is situated within a grounded nutrition electrolyte. These techniques have led to great achievements in the field of neural cell monitoring, but they also suffer from a couple of disadvantages. They require a elaborate mechanical setup, which allows monitoring very few cells in parallel only. Thus, they are generally not suitable to fulfill high-throughput requirements. Moreover, long-term recording is restricted, due to the invasive type of contact, reducing the lifetime of the cell. Extracellular, and therefore, noninvasive, recording techniques open a way to circumvent these drawbacks. They are based on the fact that the action potentials to be considered correspond to sodium and potassium ion currents through ion channels in the cell membrane. Consequently, the idea behind these approaches is to monitor these ion currents instead of the transmembrane voltage.
For this purpose, the neuron can be cultured in a nutrition electrolyte upon a planar sensor. A cleft of approximately 50 nm is formed between cell and sensor surface due to the topology of the cell membrane. Membrane currents through the ion channels located above the sensor area flow through the cleft and lead to a voltage drop due to the resistance of the electrolyte within the cleft [ Fig. 1(b) ].
The magnitude of this extracellular signal depends on the membrane currents and on the cleft resistance. The transmembrane currents depend on type and number of contributing ion channels, which are a function of the size of the cell and of the spatial distribution of the ion channels. The cleft resistance is a function of the contact area, of the thickness of the cleft, and of the resistance of the electrolyte. In a first-order approximation, the ion channels through the membrane can be modeled as lumped capacitance and conductance driven by the intracellular voltage with respect to action potential [3] . Membrane capacitance and cleft resistance result in a high-pass transfer function which attenuates the low frequency spectrum of the voltage signal in the cleft. Peak-to-peak values of the action-potential-induced cleft voltage are of order 100 V to 5 mV .
Using an oxide-semiconductor field-effect transistor (OSFET), depicted in Fig. 1(b) , as transducer, a modulation of the cleft potential is translated into a modulation of the transistor's drain current. In the literature, this principle has been successfully demonstrated using OSFETs consisting of bulk silicon with diffused junctions and channel areas directly covered by a sensor dielectric [4] [5] [6] .
Recording the activity of neural networks has always been a central goal in neurobiology and is gaining importance in cellbased pharma screening. However, the tools discussed so far are suitable for single-cell characterization only. Arrays of sensors are thus advantageous in all cases where several neurons must be monitored in parallel.
Linear arrangements with 96 OSFETs with a pitch of 3.6 m have been suggested in the literature [7] using the same technological approach as in [4] and [5] . However, an extension of this approach to provide two-dimensional sensor arrays with similar pitch is impossible, due to the fact that only one layer (diffusion lines) can be used for interconnect purposes. Consequently, the realization of an architecture which allows row and column selection is impossible.
A commercially available sensor array approach for noninvasive measurements of neural activity of neural tissue is the multielectrode array (MEA) [8] [9] [10] [11] . MEAs typically consist of less than 100 planar metal electrodes on an insulating glass substrate with a diameter m and a pitch m. In case of commercially available MEAs [10] , [11] , measurement circuitry is usually realized by discrete off-chip components. However, from the literature, approaches for low-density arrays with active on-chip circuity are also known [12] [13] [14] .
Considering the dimensions of neurons, which range from below 10 m for vertebrates up to 100 m for invertebrates, the need for high-density arrays is apparent to explore a maximum amount of information from cell-based biological experiments. In particular, such sensor arrays open the way for fast and statistically significant cell-based pharma screening and neural network characterization. In order to significantly increase the number and density of sensors, the integration of active circuitry is mandatory to overcome interconnect restrictions by multiplexed readout techniques, and to ensure signal integrity by signal preamplification. In this paper, a CMOS sensor array with 128 rows and 128 columns and a sensor pitch of 7.8 m is described [15] .
The paper is organized as follows. In Section II, the specification of the sensor array is derived from application-related biological boundary conditions. Process and technology aspects are briefly discussed in Section III. System and circuit design are considered in Sections IV and V, respectively. Experimental results are revealed in Section VI. Finally, in Section VII, the paper is summarized and future perspectives are projected.
II. SPECIFICATION
The most prominent in vitro applications for high-density sensor arrays are fire-rate analysis of sparse neuron networks and imaging of brain slice activity. These two application cases are schematically sketched in Fig. 2 .
In the case of fire-rate analysis [ Fig. 2(a) ], dissociated cells cultured upon the sensor surface reestablish neural networks by the outgrowth of dendrites. For rat neurons (vertebrates) with a In fire-rate analysis applications, e.g., for pharma-screening purposes, it is mandatory to acquire statistically significant data. This is required to operate thousands of sensors in parallel.
Slice imaging requires detecting signals from a dense organotypic layer of cells [ Fig. 2(b) ]. The high density of cells in the tissue translates into an increased cleft resistance, as compared with the first application case. As a result, field potentials up to 5 mV appear between tissue and sensor surface. Bandwidth requirements are the same as in the case of fire-rate monitoring. Slice imaging requires monitoring signals within a total sensor area mm . A universal sensor array platform thus requires a frame rate 2 kiloframes per second (kfps), a resolution of the cleft voltage better than 50 V, a maximum cleft voltage range of 5 mV, a sensor pitch m in both directions, and a total sensor area of at least 1 mm 1 mm.
III. EXTENDED CMOS PROCESS
For our sensor array, we use a CMOS process compatible adaptation of the OSFET sensor principle from Fig. 1(b) . A schematic cross section of the resulting sensor is shown in Fig. 3(a) . A sensor electrode coated with a biocompatible dielectric layer is connected to the polysilicon gate of a MOSFET fabricated in a standard CMOS process. Concerning the properties of the sensor dielectric, there are biological, process related, and circuit design related requirements. During the cultivation of cells on the sensor surface for up to several weeks, the dielectric layer is in intimate contact with the cells and the nutrition electrolyte. Despite the fact that the dielectric must be suitable for cell cultivation, i.e., biocompatible, it must be chemically inert and leakproof to avoid corrosion of the sensor electrode or of the subjacent layers of the CMOS chip. Moreover, it is obvious that the signal-to-noise ratio (SNR) of the structure in Fig. 3 improves with increasing electrode capacitance, so that a high dielectric constant and relatively low thickness of the sensor dielectric are demanded.
The process flow of the extended CMOS process is schematically sketched in Fig. 4 [15] , [16] . We start with a two-metallayer n-well epi CMOS process optimized for analog applications with minimum gate length m, gate oxide thickness nm, supply voltage V, LATID-n-MOS and LDD-pMOS devices, poly-poly capacitors, and different types of polysilicon resistors. After this standard process (devices, two metal layers, nitride passivation, and tungsten via) is completed, the extra sensor process starts. First, the surface is planarized by a CMP step. An approximately 50-nm-thick Ti/Pt stack is vapor deposited and structured in a liftoff process. This metal stack is used to provide the sensor electrodes and the adhesion layer for the contact pads. A scanning electron microscope (SEM) photo of a cross section of the complete sensor with dielectric, electrode, and transistor after completion of the process is shown in Fig. 5 .
IV. SYSTEM SETUP AND CHIP ARCHITECTURE
In Fig. 6 , system setup and chip architecture are depicted. The monolithically integrated sensor array consists of 128 128 pixels. The column decoder periodically selects one of the 128 columns of the pixel array. Moreover, control signals are provided by this decoder, which determine whether the pixels within the selected column are operated in the readout mode or in a calibration mode. Calibration of all pixels is performed before they are operated in readout mode, and periodically repeated after a number of readout frames (typically, 100). Circuit design aspects of calibration and readout are discussed in detail in Section V.
The full frame readout rate is 2 kfps. Each of the 128 rows is connected to a separate readout amplifier. The outputs of these amplifiers are connected to the chip's output drivers or to dummy loads via 16 8-to-1 multiplexers. The 16 output drivers force an output current into / converters arranged on an off-chip printed circuit board (PCB). Finally, the buffered output voltages of the / converters are converted by 16 analog-to-digital converters (ADCs) with an effective resolution above 8 bit, which are part of a Gage [17] PC-based measurement system.
The resulting data rate amounts to 32 MS/s. A user interface program sorts and represents the acquired data. Moreover, this interface allows controlling timing of the applied control signals, the number of frames per calibration, and the power-up and power-down routines of the sensor array, by generating the corresponding control patterns. The latter are provided to the chip via magneto couplers which drive the chip's logic interface.
Specific areas of interest can also be selected. In this case, the decreased number of pixels read out translates into an increased frame rate for the considered area.
Biological processes such as neural activity are strongly influenced by the environment temperature, so that this parameter must be precisely controlled and regulated. For this purpose, a resistive temperature sensor is realized on chip, and a regulation loop controls the chip's temperature utilizing a peltier element located underneath the sensor chip.
In order to control the voltage of the nutrition electrolyte, an off-chip potentiostat circuit is operated in the measurement system. For test and debugging purposes, test patterns (e.g., small AC signals) are applicable to the potentiostat's input, which allows modulation of the electrolyte potential. An electrophysiological setup for measurement and stimulation of a single cell is added as well for reference purposes, concerning the biological activity of the selected cell.
V. CIRCUIT DESIGN AND OPERATION

A. Sensor Design
The small signal amplitudes achieved using extracellular recording techniques, as well as the area-dependent noise contributions produced by the sensor transistor itself, demand optimizing electrode and transistor dimensions. The low-frequency noise of the sensor transistor can be reduced by increasing its area. However, the action-potential-induced modulation of its gate voltage decreases when its gate area is enlarged, due to the capacitive voltage divider formed by the sensor electrode capacitance and the transistor's increased gate capacitance. To compensate for this effect, the sensor capacitance could be enlarged by increasing the electrode area. However, if the electrode area becomes larger than the contact area of the cell, the capacitance between the sensor electrode and the electrolyte beneath the cleft increases. Consequently, the gate voltage modulation of the sensor transistor drops again.
As a consequence of these qualitative considerations, the need for an algorithmic approach to optimize transistor and electrode area is obvious. For this purpose, signal and noise are referred to the same node, the gate of the preamplifying transistor and the SNR is investigated for different combinations of transistor and electrode area.
The gate-related signal energy is determined on the basis of the known behavior of the intracellular potential during an action potential. In order to calculate the transfer function , which relates the intracellular potential to the gate voltage of , the electrical characteristics of the system consisting of membrane, cleft, electrolyte, dielectric, and electrode has to be modeled.
We start with the assumption that the neuron is located in the center above the sensor electrode. Cell and electrode are assumed to be rotationally symmetric. We chose a cylindrical coordinate system whose axis coincides with the symmetry axis of cell and electrode. Moreover, uniform and time-independent distribution of conductivity and capacitance per area are assumed. In the next step, the radial variation of voltages and currents in the cleft is modeled. An equivalent circuit [ Fig. 7(a) ] related to a radius increment within the cleft is derived as a function of the distance of the center, i.e., the radius . The conductivity of the membrane within the radius increment is , the product of the area of the membrane within the radius increment, , and the conductivity per area, . Same relations hold for membrane and electrode capacitance within the radius increment, and , with and being the capacitances of the cell membrane and electrode per area, respectively. The resistance of the electrolyte in the cleft is derived from the resistance of the electrolyte, , and from the thickness of the cleft . The values of conductivity and capacitances per area are calculated on the basis of the values for the lumped parameters , and [ Fig. 3(b) ] given in [18] .
The cleft is divided in a discrete number of sections according to the radius increment . Applying matrix-based descriptions for the equivalent circuit of each radius increment , a description of the cleft is calculated as matrix product.
With this model of the cleft and the boundary conditions concerning the grounded electrolyte outside the cleft and the gate capacity of as depicted in Fig. 7(b) , the transfer function is approximated so that the gate-related signal energy of an action potential can be estimated. To model the gate-related noise, the different noise contributions have to be taken into account, as well as the consequences of readout architecture and multiplexed readout on noise propagation. Fig. 8(a) depicts the signal and noise contributions, the transfer functions, the corresponding bandwidths of the individual stages, and the multiplexing units within the signal path. The transfer function has already been derived. The noise contribution to the gate voltage of is noise. These signals are transformed via the transfer function into transistor drain current within bandwidth . The transistor's drain current noise contributions consist of thermal and flicker noise. The sum of these signals is connected to the input of a readout amplifier via a 1-to-128 multiplexer. In order to guarantee that the signal settles to 8 bits in the available time slot of 50% of (2 kS/s 128 columns) , the bandwidth needs to be at least 2.8 MHz. Noise contributions from the readout amplifier, , from the output drivers and from the ADCs, and , are significantly smaller and can be neglected in the optimization procedure. The sum of signal and noise is amplified by the transfer function , which describes signal propagation from the readout amplifier's input to the output driver's input, within a bandwidth . The line drivers input current is multiplexed eight times. The input current of the output driver is amplified by the output driver, the / converter, and buffer, and the transfer function with required bandwidth is . Due to the eightfold multiplexing, the settling time is 1/8 of the settling time of the drain current of . Consequently, the overall bandwidth of and needs to be at least 22.8 MHz. At the ADC input, the weighted sum of signal and noise is sampled for one pixel with the sampling frequency of 2 kS/s. The crucial point is that the sampling frequency is significantly smaller than the bandwidths and . Therefore, high-frequency noise contributes to the noise in the signal frequency domain. For the sum of noise energy contributions related to the gate, we obtain Using these approximations for the gate-related signal and noise energies, a high SNR is used as optimization goal in a MathLab-based program. For the chosen parameters, an optimum gate area of 11 m is obtained and an optimum electrode area of 16 m . Due to the layout of the pixels, this translates into a pitch of 7.8 m. Circular sensor electrodes are used with a diameter of 4.5 m. For comparison, note that typical cell diameters are between 10 and 50 m.
B. Pixel Circuit
The purpose of the pixel circuit is to preamplify and to buffer the extracellular signal. To ensure signal integrity within the whole array, mismatch and settling behavior have to be taken into account, as well as noise aspects.
The threshold voltage mismatch of the sensor transistors is by far higher, compared with the signals to be detected. With a matching constant of 14 mV m for this process [19] and a gate area of 11 m , a one-sigma value of mV m m mV is obtained. In order to compensate for such mismatch effects, every pixel within the array is periodically calibrated so that all pixels provide the same signal-transmission properties.
The calibration technique used is schematically illustrated in Fig. 9(a) . The pixel in column is selected by closing the related switch (controlled by the column decoder). For calibration switch is closed, so that the associated sensor transistor is operated in a diode configuration. A constant current source forces a current through the row line and the selected transistor . Then, is opened again and a voltage related to the calibration current is stored on the gate node of . The charge injected at the gate node of the sensor transistor during the switch-off process is approximately equal for all pixels. Moreover, the effect of the charge injection on the gate voltage is alleviated due to the large capacitance of the electrode, so that this effect can be neglected in our discussion. The procedure is performed for all rows in parallel, columns are selected subsequently. As result, all sensor transistors within a row provide the same current when selected for readout (i.e., with open) independently of their individual device parameters.
In the readout mode [ Fig. 9(b) ], a constant voltage source is connected in parallel to current source by closing switch . Action-potential-induced changes of the drain current of a selected sensor transistor flow through voltage source and are further amplified as symbolized by the current-controlled current source providing the current in Fig. 9(b) . This compensation technique has been motivated here by considering threshold voltage mismatch only. This is reasonable, since for low and medium gate voltages, the total transistor drain current mismatch is dominated by threshold voltage mismatch [19] . However, at this point, we like to mention that the applied compensation technique compensates for the variations of all sensor transistor parameters which contribute to its drain current mismatch.
The discussion above also reveals that a current mode readout technique is applied. This is mandatory to meet the required pixel bandwidth, since the influence of the parasitic capacitances of row signal line and switches is by far lower in current mode, as in the case of a signal representation in voltage mode. The bandwidth is now a function of the input resistance of , rather than of the properties of the pixel circuit elements.
C. Complete Signal Path
In Fig. 10 , all subcircuits of the complete signal path are depicted. The current source in Fig. 9 is realized by transistor in the readout amplifier block. This device is used to force the calibration with respect to bias current through the selected transistor in calibration with respect to readout mode. The current is controlled by voltage , which is applied to all 128 devices in parallel. It can be shown that the chosen compensation technique reduces the drain current mismatch of the sensor transistors by the factor . Compared to the mismatch without calibration, a reduction of more than two decades is achieved for the technology and bias conditions used. Since the voltages stored on the gate nodes of the sensor transistors differ only slightly after calibration, and since the threshold voltage mismatch of the transistors used as switches is negligible, the amount of charge injection is very similar for all sensor transistors when switches are opened. In the readout mode, the voltage of the row signal line is kept constant by the (closed) negative feedback loop composed of amplifier and devices and . There, the desired value of the row-line potential (i.e., ) is applied to the inverting input of amplifier via an external voltage source.
A fast pseudodifferential input stage [ -in Fig. 10(b) ] with a small low-frequency gain is chosen to achieve stability by sufficient phase margin and the required settling time of the loop. The corresponding corner frequency of the loop is , where is the parasitic capacitance of the drain-diffusion areas of the switches and of the interconnect row line itself. The difference current of and is copied and amplified by by a factor of 100. Transistor is used to provide a common-mode bias current through the branch . This branch is also calibrated before operated in readout mode. In the calibration phase, switch is closed so that is operated in diode configuration. After opening , a voltage is stored on the gate node of this transistor, which is operated as a current source providing the same current as transistor . This procedure is similar to the calibration procedure applied to sensor transistor . The output difference current of and is either forced into the dummy load (in parallel with the contributions from six further readout amplifiers) or into the output stage . The drain current of drives a pMOS current mirror followed by a cascoded nMOS current mirror, with an overall current gain of 8 [( -in Fig. 10(c) ]. An off-chip current source with high output resistance and low input capacitance provides a common-mode current through the branch of the output current mirror. The difference current is converted into a voltage by the resistor in the feedback loop of an off-chip discrete operational amplifier, whose output voltage is buffered again and applied to the input of the off-chip ADC.
VI. EXPERIMENTAL RESULTS
A microphotograph of the fabricated active sensor chip is shown in Fig. 11 . The total area is 6.5 mm 5.2 mm. After sawing, the chips are die bonded with a heat-conducting adhesive into a ceramic CPGA package and bonded with aluminum wire. The cultivation chamber is glued with silicone to the package and the interspace volume with the bond wires is filled with epoxy resin.
In Fig. 12 , the schematic setup of sensor chip with data acquisition system, electrolyte, potentiostat, and electrophysiological reference setup is illustrated. The potentiostat is used to adjust the potential of the electrolyte to the value of a programmable off-chip reference voltage . Low-pass filtering minimized crosstalk from off-chip noise sources. The value of is chosen so that the voltage drop across the sensor dielectric is low, in order not to avoid electrical stress. The electrolyte can be AC modulated with a test signal to allow electrical testing of the sensors of the array.
The electrophysiological setup allows the creation of an intracellular contact for cell stimulation purposes and for intracellular measurements. This option is provided for reference purposes to compare extracellular and intracellular activity.
Photos of the complete setup, the package, and neurons in culture are presented in Fig. 13 .
A. Electrical Testing
For electrical tests of the chip, the electrolyte on top of the sensor array is sinusoidally modulated with an amplitude of approximately 5 mV at a frequency of 200 Hz. All sensor spots are recorded with a sampling frequency of 2 kHz. Fig. 14 depicts output signals of 12 different randomly chosen pixels within a column. The plot proves full system functionality. Mismatch, noise, nonlinearity, crosstalk, switching artifacts, and drift are sufficiently low to meet the biological requirements.
B. Proof-of-Principle With Biological Samples
The extracellular recording capabilities are tested with neurons from a pond snail, lymnaea stagnalis. Before cultivation, the chips are cleaned, sterilized, and coated with a cell-adhesive layer of poly-l-lysine. Then, the neurons are extracted from the animals, placed on the sensor chip, and cultured for one day. The biocompatibility of the sensor surface is proven by the growth of neurites and of the cell cultured upon the sensor chip, as shown in Fig. 15 . Fig. 16 shows the result of a neuron tapped by a microelectrode and stimulated by the injection of a constant current of 0.1 nA forced into the cell for 500 ms. The intracellular voltage is recorded with the same microelectrode. Bursts of four actions potentials with an amplitude of 60 mV are obtained. The change of the intracellular potential at the beginning and the end of the current injection is a measurement artifact due to the voltage drop, which occurs at the microelectrode's resistance [parameter in Fig. 12(b) ]. An area of 32 40 pixels of the sensor array is selected for readout with a sample rate of 8 kHz. Data of the extracellular potential recorded from one pixel beyond the neuron is shown in Fig. 16 . As expected, due to the high-pass transfer function of the cleft, the extracellular signal represents the derivate of the intracellular signal. More detailed experimental results will be published in forthcoming papers with a more biology-related focus.
VII. CONCLUSION AND FUTURE PERSPECTIVE
A biosensor array chip based on an extended 5-V 0.5-m CMOS process has been presented which allows high-resolution imaging of extracellular signals from neural cells or tissue. The chip provides 128 128 capacitive sensors with a pitch of 7.8 m 7.8 m on an area of 1 mm 1 mm. Signals to be detected are of order 100 V to 5 mV peak to peak; full-frame sample rate per pixel is 2 kS/s; maximum internal bandwidth equals 32 MHz; output data rate is 32 MS/s. The detection circuitry is based on a sensor-MOSFET mismatch-compensated current-mode technique. Data of the first biological measurements reveal successful operation of the chip. A summary of the sensor's significant properties is given in Table I. In the next generation, the functionality of the sensor array will be increased. A bidirectional sensor/actuator interface, which allows recording as well as capacitively stimulating neural activity, will be realized and on-chip analog-to-digital conversion will be implemented.
